

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/623,983	07/21/2003	Zhijian Xie	3-4 5529		
7590 03/25/2004			EXAMINER		
Ryan, Mason & Lewis, LLP			ABRAHAM, FETSUM		
90 Forest Aver			ART UNIT	PAPER NUMBER	
Locust Valley,	Locust Valley, NY 11560			PAPER NUMBER	
•			2826		

DATE MAILED: 03/25/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applica	tion No.	Applicant(s)	•		
Office Action Summary		10/623,	983	XIE ET AL.			
		Examin	er	Art Unit			
			Abraham	2826			
The l Period for Repl	MAILING DATE of this commu y	nication appears on t	he cover sheet with the	correspondence addres	SS		
THE MAILIN - Extensions of the after SIX (6) M - If the period form of the period form	NED STATUTORY PERIOD IN INC. IG DATE OF THIS COMMUNITY III IT IN	IICATION. s of 37 CFR 1.136(a). In no munication. 30) days, a reply within the s tatutory period will apply and y will, by statute, cause the a	event, however, may a reply be to tatutory minimum of thirty (30) da will expire SIX (6) MONTHS fron pplication to become ABANDON	imely filed nys will be considered timely. n the mailing date of this commu ED (35 U.S.C. § 133).	unication.		
Status							
1)☐ Respo	onsive to communication(s) fil	ed on					
2a)∏ This a	ction is FINAL .	2b)⊠ This action is	non-final.				
3) Since	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of	Claims						
4)⊠ Claim	(s) 1-18 is/are pending in the	application.					
4a) Of	the above claim(s) is/s	are withdrawn from o	consideration.				
5)☐ Claim	(s) is/are allowed.						
•	(s) <u>1-18</u> is/are rejected.						
·	(s) is/are objected to.						
8) Claim	(s) are subject to restri	ction and/or election	requirement.				
Application Pa	pers ·						
9)∐ The sp	ecification is objected to by t	ne Examiner.					
10)☐ The dr	awing(s) filed on is/are	e: a) accepted or	b)□ objected to by the	Examiner.			
Applica	ant may not request that any obj	ection to the drawing(s) be held in abeyance. Se	ee 37 CFR 1.85(a).			
	ement drawing sheet(s) includin	-		-			
11)∐ The oa	ath or declaration is objected t	to by the Examiner.	Note the attached Offic	e Action or form PTO-	152.		
Priority under	35 U.S.C. § 119						
_	wledgment is made of a claim b) Some * c) None of:	n for foreign priority ι	ınder 35 U.S.C. § 119(a	a)-(d) or (f).			
a)∐ All 1.⊟	Certified copies of the priority	/ documents have he	en received				
	Certified copies of the priority			tion No			
	Copies of the certified copies				ge		
	application from the Internati						
	attached detailed Office acti			red.			
				,			
	10 / 20	·		•			
Attachment(s)	Golford						
	efences Cited (PTO-892) rsperson's Patent Drawing Review (PTO-948\	4)				
	rsperson's Patent Drawing Review (isclosure Statement(s) (PTO-1449 o		5) D Notice of Informal	Patent Application (PTO-15)	2)		
Paper No(s)/N		,	6) 🔲 Other:				

Claims rejection

The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the claimed shielding layer and its physical relationship with other device elements must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Furthermore, there is no vertical DMOD in the drawings (as in claim 9) for proper examination and the shielding layer (as in claim 10) must be shown in the drawings first for proper examination to continue on the claimed device.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 1-18 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Said first source/drain and second source/drain regions in the claims is not specifically addressed to imply a single or two transistor/s. If the structure is a single device, the expressions should change to read first source and first drain or source and drain. Based on the drawings, it so seems like the intent is to address a single power MOSFET.

Application/Control Number: 10/623,983

Art Unit: 2826

Furthermore, there is no vertical DMOD in the drawings (as in claim 9) for proper examination and the shielding layer (as in claim 10) must be shown in the drawings first for proper examination to continue on the claimed device.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-18, so far as understood, is rejected under 35 U.S.C. 103(a) as being unpatentable over Morikawa et al (6,707,102).

As for claims 1,6-8,14,16 the patent discloses a diffused power LDMOS in the front page composed of source (5), drain (9), a gate (3) formed on the surface of the substrate between the source and drain regions, and a shielding layer that does not overlap with the gate on the substrate between the gate and the drain regions and specifically over the offset region of the drain (see abstract). Although the claim language is not clear as indicated above, it would have been obvious to one skilled in the art to conclude the claimed invention as a duplicate of the prior art based on structural correlation between the two structural.

As for claims 2-4,15, the shielding layer is connected to the offset region of the drain through a conductive trace via a hole and insulated from the substrate (see abstract). As for claim 4, multi level metalization is common in the art specifically when thick interlayer insulation is deposed on the substrate. Therefore, it would have been

Application/Control Number: 10/623,983

Art Unit: 2826

obvious to use multiple metal layers for contact, since the method avoids the difficulty of accessing a node in small devices.

As for claim 5, the most common insulator in the art oxides.

As for claims 11,13, the interconnection of the shielding layer through a via signifies the claimed plug in claim 11.

As for claims 12,18, there is a second gate layer on the gate electrode in the prior art and that configuration reduces gate resistance.

As for claim 17, the overall structure suggests a capacitor formed between the gate and the overall shielding layer attached to the drain but the capacitance is low because of the wide gap between the two elements.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Fetsum Abraham whose telephone number is: 571-272-1911. The examiner can normally be reached on 8:00 - 18:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J Flynn can be reached at 571-272-1915.

Fetsum Abraham

3/19/04